

CLAIMS

What is claimed is:

1. An integrated video distribution system for distributing video signals from a plurality of sources, comprising:
 - a control bus;
 - a video digitizer arrangement coupled to the control bus and having a plurality of analog video input ports and a plurality of digital video output ports, the digitizer arrangement configured and arranged to convert analog video signals to digital video data in YCrCb format at a first clock rate, each output port coupled to a respective first set of signal lines;
 - a video data multiplexer arrangement having input ports coupled to output ports of the video digitizer arrangement, the multiplexer arrangement having a plurality of output ports, each coupled to a respective second set of signal lines, the multiplexer configured and arranged to multiplex the digital video data at a second clock rate that is less than the first clock rate, wherein a number of signal lines in each first set is greater than a number of signal lines in each second set;
 - a digital video bus having a plurality of video channels coupled to respective output ports of the multiplexer, wherein each channel carries a stream of video data; and
 - a plurality of terminal controllers responsive to an input signal coupled to the video bus and to the control bus, each terminal controller having a data input port and a video output port and configured and arranged to select a subset of the streams of video data for output.
2. The system of claim 1, wherein the control signal is received at the terminal controller via the input port.
3. The system of claim 1, further comprising a backplane arrangement including the video bus and the control bus and having a plurality of expansion slots for connecting to the terminal controllers, each slot having pins coupled to the video bus and to the control bus.
4. The system of claim 1, further comprising a fail-safe video subsystem having a plurality of video signal input ports and a plurality of output ports, wherein selected ones of

the input ports are coupled to output ports of the terminal controllers, and others of the input ports are arranged to be coupled to alternative video sources, wherein the fail-safe video subsystem is configured and arranged to provide on the output ports video signals from the alternative video sources in absence of power to the fail-safe video subsystem.

5. The system of claim 4, wherein the fail-safe video subsystem is comprised of a plurality of stations, wherein selected ones of the stations include:

a first relay having first and second output terminals and an input terminal arranged to be coupled to an associated one of the alternative video sources, wherein the first relay connects the input terminal to the first output terminal when in an energized state and connects the input terminal to the second output terminal when in a non-energized state;

a multiplexer having an output port, a first input port coupled to an associated one of the terminal controllers, and a second input port coupled to the first output terminal of the first relay; and

a second relay having a first input terminal coupled to the output port of the multiplexer, a second input terminal coupled to the second output terminal of the first relay, and an output terminal coupled to an output port of the fail-safe video subsystem, wherein the second relay connects the first input terminal to the output terminal when in an energized state and connects the second input terminal to the output terminal when in a non-energized state.

6. The system of claim 4, wherein the digitizer arrangement further comprises:

a plurality of digitizers coupled to the analog video input ports;

a plurality of digital video receivers having input ports arranged to receive input digital video signals, respectively; and

a video bus controller arrangement having data input ports coupled to the digitizers and to the video receivers, the video bus controller configured and arranged to multiplex the video signals over the video channels of the video bus.

7. The system of claim 6, wherein the video bus controller arrangement is implemented with one or more field programmable gate arrays (FPGAs).

1 8. The system of claim 7, further comprising:

2 a first FPGA having input ports coupled to output ports of the digitizers, the first
3 FPGA configured and arranged to multiplex digitized video signals generated from video
4 signals from the analog video input ports over the video channels of the video bus; and

5 a second field programmable gate array having input ports coupled to output ports of
6 the video receivers, the second FPGA configured and arranged to multiplex the input digital
7 video signals over the video channels of the video bus.

1 9. The system of claim 6, wherein the video channels are comprised of a first set and a
2 second set of video channels, each channel of the first set having a number of signal lines
3 sufficient for parallel transmission of multiple streams of monochrome video data, and each
4 channel of the second set having a number of signal lines sufficient for transmission of a
5 single stream of color video data.

1 10. The system of claim 4, further comprising:

2 a plurality of display terminals coupled to the terminal controllers, respectively; and
3 a plurality of input devices coupled to the terminal controllers, respectively, the input
4 devices arranged for input of control signals to the terminal controllers to select certain ones
5 of the video signals for display at the display terminals.

1 11. The system of claim 10, wherein the input device is a point-and-click device.

1 12. The system of claim 10, wherein the input device includes a touchscreen.

1 13. The system of claim 1, wherein the digitizer arrangement further comprises:

2 a plurality of digitizers coupled to the analog video input ports;
3 a plurality of digital video receivers having input ports arranged to receive input
4 digital video signals, respectively; and

5 a video bus controller arrangement having data input ports coupled to the digitizers
6 and to the video receivers, the video bus controller configured and arranged to multiplex the
7 video signals over the video channels of the video bus.

1 14. The system of claim 13, wherein the video bus controller arrangement is implemented
2 with one or more field programmable gate arrays (FPGAs).

1 15. The system of claim 14, further comprising:
2 a first FPGA having input ports coupled to output ports of the digitizers, the first
3 FPGA configured and arranged to multiplex digitized video signals generated from video
4 signals from the analog video input ports over the video channels of the video bus; and
5 a second field programmable gate array having input ports coupled to output ports of
6 the video receivers, the second FPGA configured and arranged to multiplex the input digital
7 video signals over the video channels of the video bus.

1 16. The system of claim 14, wherein the video channels are comprised of a first set and a
2 second set of video channels, each channel of the first set having a number of signal lines
3 sufficient for parallel transmission of multiple streams of monochrome video data, and each
4 channel of the second set having a number of signal lines sufficient for transmission of a
5 single stream of color video data.

1 17. The system of claim 1, further comprising:
2 a plurality of display terminals coupled to the terminal controllers, respectively; and
3 a plurality of input devices coupled to the terminal controllers, respectively, the input
4 devices arranged for input of control signals to the terminal controllers to select certain ones
5 of the video signals for display at the display terminals.

1 18. The system of claim 17, wherein the input device is a point-and-click device.

1 19. The system of claim 18, wherein the input device includes a touchscreen.

1 20. The system of claim 1, wherein the second clock rate is about half of the first clock
2 rate.
3

1 21. The system of claim 20, wherein the video data multiplexer arrangement generates
2 data that defines a color pixel, each pixel defined by at least four words of data and a color
3 video control code.

1 22. The system of claim 21, wherein a first data word and a third data word of the four
2 data words are transmitted on a rising clock edge and a second data word and a fourth data
3 word are transmitted on a falling clock edge at the second clock rate.

1 23. The system of claim 22, wherein the first and second data words define chroma red
2 data, the third and fourth data words define chroma blue data, and all four data words define
3 luma data for the color pixel.

1 24. The system of claim 23, wherein the data words are clocked at a frequency of 33MHz.

1 25. The system of claim 20, wherein the video data multiplexer arrangement generates
2 data that defines a monochrome pixel, each pixel defined by a set of data words and a
3 monochrome video control code.

1 26. The system of claim 25, wherein a first data word is transmitted on a rising clock edge
2 and a second data word is transmitted on a falling clock edge at the second clock rate.

1 27. A method for distributing video signals from a plurality of sources, the method
2 comprising:
3 inputting a plurality of analog video signals;
4 digitizing the plurality of analog video signals to respective streams of digital video
5 data in YCrCb format at a first clock rate and outputting the digital video data on a first
6 plurality of sets of signal lines;
7 multiplexing the digital video data at a second clock rate and outputting the digital
8 video data on a second plurality of sets of signal lines, wherein the second clock rate is less
9 than the first clock rate and a number of signal lines in each set of the first plurality is greater
10 than a number of signals in each set of the second plurality; and

11 selecting one or more of the streams of video data for output responsive to an input
12 control signal and converting the selected streams of video data to analog video signals.
13

1 28. The method of claim 27, wherein the step of multiplexing the digital video data
2 includes generating data that defines a pixel with a set of data and a video control signal.
3

1 29. The method of claim 28, wherein the step of generating multiplexed data includes
2 transmitting a first data word and a third data word on a rising clock edge and transmitting a
3 second data word and a fourth data word on a falling clock edge at the second clock rate for a
4 color pixel.
5

1 30. The method of claim 28, wherein the step of generating multiplexed data includes
2 transmitting a first data word on a rising clock edge and transmitting a second data word on a
3 falling clock edge at the second clock rate for a monochrome pixel.
4

1 31. An integrated video distribution arrangement for distributing video signals from a
2 plurality of sources, the arrangement comprising:
3 means for inputting a plurality of analog video signals;
4 means for digitizing the plurality of analog video signals to respective streams of
5 digital video data in YCrCb format at a first clock rate and outputting the digital video data on
6 a first plurality of sets of signal lines;

7 means for multiplexing the digital video data at a second clock rate and outputting the
8 digital video data on a second plurality of sets of signal lines, wherein the second clock rate is
9 less than the first clock rate and a number of signal lines in each set of the first plurality is
10 greater than a number of signals in each set of the second plurality; and

11 means for selecting one or more of the streams of video data for output responsive to
12 an input control signal and converting the selected streams of video data to analog video
13 signals.